Topic
AI ASICs
Hyperscaler silicon: TPU, Trainium, MTIA, Maia — and the merchant gap they create.
- Verified Facts
- 78
- Companies Tracked
- 10
- Business Signals (90d)
- 66
- Avg Fit Score
- —
Follow
For chip engineers
Hiring focus (this topic)
- other297
- engineering28
- sales1
- product1
Scarcest skills
Full board →- DFT1 cos.
- STA1 cos.
- CoWoS1 cos.
- CUDA1 cos.
- kernel1 cos.
Companies by sub-segment
Custom ASIC
Inference Startup
Power Semiconductors
Modules
Related topics
Other topics on the same stack layer (L4).
L4
AI Accelerator Startups
The merchant challengers to NVIDIA: Groq LPU, Cerebras wafer-scale, Etched transformer-ASIC, and the rest.
L4
EDA & Chip-Design IP
The design-stack chokepoint behind every AI chip: Cadence, Synopsys, Siemens EDA, and Arm IP.
L4
Semiconductor Equipment (WFE)
ASML, AMAT, Lam, KLA, TEL: the wafer-fab equipment behind every AI chip.
L4
Power Semiconductors (SiC & GaN)
The SiC/GaN devices behind 800V datacenter distribution and high-density GPU power.
L4
Foundry Capacity
Who gets the wafers — TSMC, Samsung, Intel Foundry — now decides who ships AI chips.
Explore deeper
Engine-synthesised analysis for this topic, plus the ranked supplier leaderboard for its stack layer.
Tools
Subscribe to weekly updates on AI ASICs
One email Friday morning. Engineers only.
Subscribe to aiinframap Weekly →